


FIG.1



The diagram illustrates a memory array structure with two columns of memory units (20) and two columns of data compare units (21). The memory units (20) are organized into two columns, each containing a memory unit (20a) and a data compare unit (20b). The data compare units (21) are organized into two columns, each containing a data compare unit (21a) and a data compare unit (21b). The diagram shows word lines (WL1, WL2), bit lines (BL1, BL2), and control lines (CP1, CP2, Sw). The memory units (20) consist of a memory unit (20a) and a data compare unit (20b). The data compare units (21) consist of a data compare unit (21a) and a data compare unit (21b). The diagram is labeled with various components and their connections.




FIG.3




FIG.4




FIG.5




FIG. 6




FIG.7




FIG. 8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.13




FIG.14

